HIGH PERFORMANCE COMPUTER ARCHITECTURE 20-01-2010

(FORMER "CALCOLATORI ELETTRONICI 2")

lab:

MATRICULATIC	DN 1	01
--------------	------	----

SURNAME

REVISED 23-10-2023

SOMMANE

FIRST NAME

 (POINTS 13/40) Consider the following snippet of code running on a dual-dispatch processor using Tomasulo's algorithm to perform the dynamic scheduling of instructions. The program performs the operation Y=aX/Y on a vector of 100 elements. Initially, R1 = 0 and F0 contains the value of the constant 'a'.

L.D	F2,	0(R1)	;	read Xi
MUL.D	F4,	F2, F0	;	multiply a*Xi
L.D	F6,	400 (R1)	;	load Yi
DIV.D	F6,	F4, F6	;	a*Xi/Yi
S.D	F6,	400 (R1)	;	store Yi
ADDI	R1,	R1, 8	;	update R1
SGTI	R3,	R1, 800	;	R1 >=? 800, result in R3
BEQ	R3,	R0, lab	;	continue to loop if false

Working hypothesis:

- speculative execution is permitted and branches are predicted taken; high-performance fetch breaks after a branch
- the issue stage (I) calculates the address of the actual reads and writes;
- reads require 1 clock cycle; writes take 0 cycles (they are written in a write-buffer + split-cache)
- when accessing memory (M), writes have precedence over reads and must be executed in-order
- · there's only one CDB
- dispatch stage (P) and complete stage (W) require 1 clock cycle

• there are separated integer units for the calculation of the actual address, for arithmetic and logical operations, for the evaluation of the branch condition

• the functional units do not take advantage of pipelining techniques internally (reservation stations are busy until the end of CDB-write, except for Stores)

• the load queue has 5 slots; the store queue has 5 slots (writes wait for the operand in the queue buffer, i.e., in the execution stage)


• the rest of the processor and has the following characteristics

Type of Functional Unit	No. of Functional Units	Cycles for stage I	No. of reservation stations
Integer (effective addr.)	1	1	2
Integer (op. A-L)	1	1	2
Integer (branch calc.)	1	1	2
FP Adder	1	4	3
FP Multiplier	1	8	3
FP Divider	1	15	2

Complete the following chart until the end of the third iteration of the code fragment above.

Iter.	Instruction	P: Dispatch (start-stop)	I+X: Issue+Exec (start-stop)	M: MEM ACCESS (clock)	W: CDB-write (Complete) (clock)	C: Commit (clock)	Comments
1	L.D F2,0(R1)	1-4	2-2	3	4	5	
1	MUL.D F4,F2,F0	1-13	5-12		13	14	
1	L.D F6,400(R1)						

2) (POINTS 17/40) The test-and-set method is the simplest synchronization mechanism and it is available in the large majority of commercial shared-memory machines. Such mechanism is based on the atomic exchange operation EXCH that consists in loading the old value at a given address and store into the same address a new value. The "lock" mechanism is in turn implemented upon such atomic operation by spinning on a specific memory address until the lock is open (the returned value is a zero, meaning "unlocked", instead of a one meaning "locked"). The following code represent a possible implementation:



Assuming that the processors acquire the lock in the order $P0 \rightarrow P1 \rightarrow P15$ and given the initial situation of caches and memory represented in the above figure, , calculate: a) how many bus transactions are there; b) how many memory stall cycles for each of the processors are necessary before acquiring the lock.

 (POINTS 10/40) Calculate the PARALLELISM, by using WORK e SPAN, for the following Cilk implementation of the recursive Fibonacci code in case of n=5. int fib(int n)

{

```
if (n < 2) return;
int x, y;
x = cilk_spawn fib(n-1);
y = fib(n-2);
cilk_sync;
```

HIGH PERFORMANCE COMPUTER ARCHITECTURE 20-01-2010 SOLUTION REVISED 23-10-2023

return x+y;
}

EXERCIZE 1:

L.D. F2.0 (R1) 1.4 2.2 3 4 5 1 MUL.D. F4.F2.F0 1.13 G-12 14 I waits F2 from 1/L.D 1 L.D. F6.400 (R1) 2-5 3.3 4 5 15 1 DIV.D. F6.74.F6 2-29 (14-28) C9 30 I waits F4 from 1/MUL.D 1 S.D. F6.400 (R1) 2-5 3.3 4 5 15 1 DIV.D. F6.74.F6 2-29 (14-28) C9 30 I waits F4 from 1/MUL.D 1 S.D. F6.400 (R1) S-6 6 7 32 1 SGTI R3.R1.800 6-9 8.8 9 33 I waits R1 from 1/ADDI 1 E.D. F2.0 (R1) 7-10 8.8 9 10 35 2 MUL.D F4.F2.F0 7-21 0.320 7 21 36 I waits F2 from 2/L.D & MUL-FU avail. 2 S.D. F6.400 (R1) 11-12 12	Iter.	Instruction	P: Dispatch (start-stop)	I+X: Issue+Exec	M: MEM ACCESS	W: CDB-write (Complete)	C: Commit (clock)	Comments
1 MUL.D F4,F2,F0 1-13 5-12 3 1 I waits F2 from 1/L.D 1 L.D F6,400(R1) 2-5 3.3 4 5 15 1 DIV.D F6,F4,F6 2-29 14-28 29 30 I waits F4 from 1/MUL.D 1 S.D F6,400(R1) 5-6 6-6 30 31 P waits LS-RS,M waits F6 from 1/DIV.D 1 ADDI R1,R1,8 5-7 6-6 7 32 1 SGTI R3,R1,800 6-9 8-8 9 33 I waits R1 from 1/ADDI 1 BEQ R3,R0,etic 6-10 10-10 34 I waits R3 from 1/SGTI 2 L.D F2,0(R1) 7-10 8-8 9 10 35 2 MUL.D F4,F2,F0 7-21 13-20 21 36 I waits F2 from 2/L.D & MUL-FU avail. 2 L.D F6,6400(R1) 8-11 9-9 10 13 37 2 DIV.D F6,F4,F6 8-44 29-43 44 45 I waits F4 from 1/MUL.D & & DIV-FU avail. 2 S.D F6,400(R1) 11-12 12-12 45 46			(start stop)			(clock)	(eloca)	
1 L.D F6, 400 (R1) 2-5 3.3 4 5 1 1 DIV.D F6, F4, F6 2-29 14-28 29 30 I waits F4 from 1/MUL.D 1 S.D F6, 400 (R1) 5-6 6-6 30 31 P waits LS-RS,M waits F6 from 1/DIV.D 1 ADDI R1, R1, 8 5-7 6-6 7 32 1 SGTI R3, R1, 800 6-9 8-8 9 33 I waits R1 from 1/ADDI 1 BEQ R3, R0, etic 6-10 10-16 34 I waits R3 from 1/SGTI 2 L.D F2, 0(R1) 7-10 8-8 9 10 35 2 MUL.D F4, F2, F0 7-21 (3-20) 21 36 I waits F4 from 1/MUL.D 2 DIV.D F6, F4, F6 8-44 29-43 44 45 I waits F4 from 1/MUL.D 2 S.D F6, 400 (R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 S.D F6, 400 (R1) 11-14 12-17 15/15 16 48 <td>1</td> <td>L.D F2,0(R1)</td> <td>(1-4)</td> <td>2-2</td> <td>3</td> <td>4</td> <td>5</td> <td></td>	1	L.D F2,0(R1)	(1-4)	2-2	3	4	5	
1 DIV.D F6, F4, F6 2.29 (4-28) 29 30 I waits F4 from 1/MUL.D 1 S.D F6, 400 (R1) 5-6 6-6 30 31 P waits LS-RS, M waits F6 from 1/DIV.D 1 ADDI R1, R1, 8 5-7 6-6 7 32 1 SGTI R3, R1, 800 6-9 8-8 9 33 I waits R1 from 1/ADDI 1 BEQ R3, R0, etic 6-10 10-10 34 I waits R3 from 1/SGTI 2 L.D F2, 0(R1) 7-10 8-8 9 40 35 2 MUL.D F4, F2, F0 7-21 G3-20 21 36 I waits F2 from 2/L.D & MUL-FU avail. 2 L.D F6, 400 (R1) 8-11 9-9 44 45 I waits F4 from 1/MUL.D & & DV-FU avail. 2 S.D F6, 400 (R1) 11-12 12-12 45 46 P waits LS-RS, M waits F6 from 2/DIV.D 2 A.DDI R1, R1, 8 11-14 12-12 44 47 CDB waits bus avail. 2 SGTI R3, R1, 800 12	1			5-12	-	(13)	14	I waits F2 from 1/L.D
1 S.D F6, 400 (R1) 5-6 6-6 30 31 P waits LS-RS,M waits F6 from 1/DIV.D 1 ADDI R1, R1, 8 5-7 6-6 7 32 1 SGTI R3, R1, 800 6-9 8-8 9 33 I waits R1 from 1/ADDI 1 BEQ R3, R0, etic 6-10 10-10 34 I waits R3 from 1/SGTI 2 L.D F2, 0 (R1) 7-10 8-8 9 10 35 2 MUL.D F4, F2, F0 7-21 (3-20) 21 36 I waits F2 from 2/L.D & MUL-FU avail. 2 L.D F6, 400 (R1) 8-11 9-9 40 11 37 2 DIV.D F6, F4, F6 8-44 29-43 44 45 I waits F4 from 1/MUL.D & & DIV-FU avail. 2 S.D F6, 400 (R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1, R1, 8 11-14 12-12 14 47 CDB waits bus avail. 2 SGTI R3, R0, etic 12-17 17-57	1	L.D F6,400(R1) 2-5	3-3	4	$\overline{5}$	15	
1 ADDI R1,R1,8 5-7 6-6 7 32 1 SGTI R3,R1,800 6-9 8-8 9 33 I waits R1 from 1/ADDI 1 BEQ R3,R0,etic 6-10 10-10 34 I waits R3 from 1/SGTI 2 L.D F2,0(R1) 7-10 8-8 9 10 35 2 MUL.D F4,F2,F0 7-21 C3-20 21 36 I waits F2 from 2/L.D & MUL-FU avail. 2 L.D F6,400(R1) 8-11 9-9 40 11 37 2 DIV.D F6,F4,F6 8-44 29-43 44 45 I waits F4 from 1/MUL.D 2 S.D F6,400(R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDT R1,R1,8 11-14 12-12 44 47 CDB waits bus avail. 2 SGTI R3,R0,etic 12-17 15/15 16 48 I waits R1 from 2/SGTI 3 L.D F2,0 (R1) 13-17 15/15 16 17 <t< td=""><td>1</td><td>DIV.D F6,F4,F6</td><td></td><td>14-28</td><td>D ,</td><td>29</td><td>30</td><td>I waits F4 from 1/MUL.D</td></t<>	1	DIV.D F6,F4,F6		14-28	D ,	29	30	I waits F4 from 1/MUL.D
1 SGTI R3,R1,800 6-9 8-8 9 33 I waits R1 from 1/ADDI 1 BEQ R3,R0,etic 6-10 10-16 34 I waits R3 from 1/SGTI 2 L.D F2,0(R1) 7-10 8-8 9 10 35 2 MUL.D F4,F2,F0 7-21 13-20 21 36 I waits F2 from 2/L.D & MUL-FU avail. 2 L.D F6,400(R1) 8-11 9-9 40 11 37 2 DIV.D F6,F4,F6 8-44 29-43 44 45 I waits F4 from 1/MUL.D & & DIV-FU avail. 2 S.D F6,400(R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D & & DIV-FU avail. 2 S.D F6,400(R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D & & DIV-FU avail. 2 SGTI R3,R1,800 12-17 15-15 16 47 CDB waits bus avail. 2 SGTI R3,R0,etic 12-17 17-17 49 I waits R2 from 2/SGTI 3 L.D F2,0(R1) 13-17 15-15 16 17 50 CDB waits bus avail.	1	S.D F6,400(R1) ¹ 5-6	<mark>6-6</mark>	<mark>30</mark>		31	P waits LS-RS,M waits F6 from 1/DIV.D
1 BEQ R3,R0,etic 6-10 10-10 34 I waits R1 from 1/RDD1 2 L.D F2,0 (R1) 7-10 8-8 9 10 35 2 MUL.D F4,F2,F0 7-21 13-20 21 36 I waits R3 from 1/SGTI 2 L.D F6,400 (R1) 8-11 9-9 10 11 37 2 DIV.D F6,F4,F6 8-44 29-43 44 45 I waits F4 from 1/MUL.D 2 S.D F6,400 (R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1,R1,8 11-14 12-12 44 47 CDB waits bus avail. 2 SGTI R3,R0,etic 12-17 17-47 49 I waits R3 from 2/SGTI 3 L.D F2,0 (R1) 13-17 15-15 16 17 50 CDB waits bus avail. 3 L.D F4,F2,F0 13-30 21-28 30 51 CDB waits bus avail. 3 L.D F6,400 (R1) 14-15 16-15 1	1	ADDI R1,R1,8	<mark>5-7</mark>	<mark>6-6</mark>			32	
1 1	1	SGTI R3,R1,800	<mark>6-9</mark>	<mark>8-8</mark> ┥	4	(9)	33	I waits R1 from 1/ADDI
2 MUL.D. F4,F2,F0 7-21 (3-20) (21) 36 I waits F2 from 2/L.D & MUL-FU avail. 2 L.D. F6,400 (R1) 8-11 9-9 10 11 37 2 DIV.D. F6,F4,F6 8-44 29-43 44 45 I waits F4 from 1/MUL.D & DIV-FU avail. 2 S.D. F6,400 (R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1,R1,8 11-14 12-12 14 47 CDB waits bus avail. 2 SGTI R3,R1,800 12-17 15/15 16 48 I waits R3 from 2/SGTI 3 L.D. F2,0 (R1) 13-17 (15-15) 16 17 50 CDB waits bus avail. 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 L.D. F6,400 (R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31	1	BEQ R3,R0,eti	с <mark>6-10</mark>	<mark>10-10</mark>			34	I waits R3 from 1/SGTI
2 L.D F6,400 (R1) 8-11 9-9 10 11 37 2 DIV.D F6,F4,F6 8-44 29-43 44 45 I waits F4 from 1/MUL.D 2 S.D F6,400 (R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1,R1,8 11-14 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1,R1,8 11-14 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 SGTI R3,R1,800 12-17 15/15 16 47 CDB waits bus avail. 2 SGTI R3,R0,etic 12-17 17/17 49 I waits R3 from 2/SGTI 3 L.D F2,0 (R1) 13-17 15/15 16 17 50 CDB waits bus avail. 3 L.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 DIV.D F6,400 (R1) 14-18 16-15 17 18 52 LS-FU avail. 3 <td>2</td> <td>L.D F2,0(R1)</td> <td>(7-10)</td> <td>) <mark>8-8</mark></td> <td>9</td> <td>-(10)</td> <td>35</td> <td></td>	2	L.D F2,0(R1)	(7-10)) <mark>8-8</mark>	9	-(10)	35	
2 DIV.D F6, F4, F6 8.44 29-43 44 45 I waits F4 from 1/MUL.D & & DIV-FU avail. 2 S.D F6, 400 (R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1, R1, 8 11-14 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1, R1, 8 11-14 12-12 14 47 CDB waits bus avail. 2 SGTI R3, R0, etic 12-17 15/15 16 48 I waits R3 from 2/SGTI 3 L.D F2, 0 (R1) 13-17 15/15 16 17 50 CDB waits bus avail. 3 MUL.D F4, F2, F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 DIV.D F6, 400 (R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6, F4, F6 30-59 44-58 59 60 P waits DIV-RS available, I waits B1 V-FU avail. 3 S.D F6, 400 (R1) 30-30 31-31 60 61	2	MUL.D F4,F2,F0	7-21	13-20	5/	(21)	36	I waits F2 from 2/L.D & MUL-FU avail.
2 S.D F6,400 (R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1,R1,8 11-14 12-12 14 47 CDB waits bus avail. 2 SGTI R3,R1,800 12-17 15/15 16 48 I waits R3 from 2/SGTI 3 L.D F2,0 (R1) 13-17 15-15 16 17 50 CDB waits bus avail. 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 DIV.D F6,400 (R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6,F400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI		L.D F6,400(R1) / <mark>8-11</mark>	<mark>9-9</mark>	10	11	37	
2 S.D F6,400 (R1) 11-12 12-12 45 46 P waits LS-RS,M waits F6 from 2/DIV.D 2 ADDI R1,R1,8 11-14 12-12 14 47 CDB waits bus avail. 2 SGTI R3,R1,800 12-17 15/15 16 48 I waits R1 from 2/ADDI 2 BEQ R3,R0,etic 12-17 17/17 49 I waits R3 from 2/SGTI 3 L.D F2,0 (R1) 13-17 15-15 16 17 50 CDB waits bus avail. 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 L.D F6,400 (R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI <td>2</td> <td>DIV.D F6,F4,F6</td> <td><mark>8-44</mark></td> <td>29-43</td> <td>7</td> <td>44</td> <td>45</td> <td>I waits F4 from 1/MUL.D</td>	2	DIV.D F6,F4,F6	<mark>8-44</mark>	29-43	7	44	45	I waits F4 from 1/MUL.D
2 ADDI R1,R1,8 11-14 12-12 14 47 CDB waits bus avail. 2 SGTI R3,R1,800 12-17 15/15 16 48 I waits R1 from 2/ADDI 2 BEQ R3,R0,etic 12-17 17-17 49 I waits R3 from 2/SGTI 3 L.D F2,0(R1) 13-17 15-15 16 17 50 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 L.D F6,400(R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400(R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI						\sim		& DIV-FU avail.
2 SGTI R3,R1,800 12-17 15/15 16 48 I waits R1 from 2/ADDI 2 BEQ R3,R0,etic 12-17 17.47 49 I waits R3 from 2/SGTI 3 L.D F2,0(R1) 13-17 15-15 16 17 50 CDB waits bus avail. 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 L.D F6,400(R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI	2	S.D F6,400(R1) <u>11-12</u>	12-1 <mark>2</mark>	<mark>45</mark> /		46	P waits LS-RS,M waits F6 from 2/DIV.D
2 BEQ R3,R0,etic 12-17 17-17 49 I waits R3 from 2/SGTI 3 L.D F2,0(R1) 13-17 15-15 16 17 50 CDB waits bus avail. 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 L.D F6,400(R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400(R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI	2	ADDI R1,R1,8	<mark>11-14</mark>	<mark>12-1</mark> 2		14	47	CDB waits bus avail.
3 L.D F2,0 (R1) 13-17 (15-15) 16 17 50 CDB waits bus avail. 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 L.D F6,400 (R1) 14-18 16-16 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI	2	SGTI R3,R1,800	<mark>12-17</mark>	15 <mark>/</mark> 15	11	16	48	I waits R1 from 2/ADDI
3 L.D F2,0 (R1) 13-17 (15-15) 16 17 50 CDB waits bus avail. 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 L.D F6,400 (R1) 14-18 16-16 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI				7				
3 L.D F2,0 (R1) 13-17 (15-15) 16 17 50 CDB waits bus avail. 3 MUL.D F4,F2,F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. 3 L.D F6,400 (R1) 14-18 16-16 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI					/			
3 MUL.D F4, F2, F0 13-30 21-28 30 51 I waits F2 from 2/L.D & MUL-FU avail. CDB waits bus avail. 3 L.D F6,400 (R1) 14-18 16-16 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 33 63 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI			12 17					
3 MOL.D F4, F2, F0 I3-30 21-28 30 51 CDB waits bus avail. 3 L.D F6, 400 (R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6, F4, F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6, 400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1, R1, 8 31-33 32-32 33 62 3 SGTI R3, R1, 800 31-35 34-34 35 63 I waits R1 from 3/ADDI	3	L.D F2,0(R1)	<u>13-17</u>	15-15	16	<u>.17</u>	50	
3 L.D F6,400 (R1) 14-18 16-15 17 18 52 LS-FU avail. 3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI	3	MIII. D F4 F2 F0	13.30	21 28			51	I waits F2 from 2/L.D & MUL-FU avail.
3 DIV.D F6,F4,F6 30-59 44-58 59 60 P waits DIV-RS available, I waits DIV-FU avail. 3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI	5	MOH.D 14,12,10	15-50	21-20		30	51	CDB waits bus avail.
3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI	3	• •) <u>14<mark>-18</mark></u>	<mark>16-1</mark> 6	<mark>17</mark>	<u>18</u>	52	LS-FU avail.
3 S.D F6,400 (R1) 30-30 31-31 60 61 M waits F6 from 3/DIV.D 3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI	3	DIV.D F6,F4,F6	30-59	44-58		(59)	60	P waits DIV-RS available,
3 ADDI R1,R1,8 31-33 32-32 33 62 3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI					K			I waits DIV-FU avail.
3 SGTI R3,R1,800 31-35 34-34 35 63 I waits R1 from 3/ADDI	3	• •) <mark>30-30</mark>	<mark>31-31</mark>	<mark>60</mark>		61	M waits F6 from 3/DIV.D
5 · · · · · · · · · · · · · · · · · · ·	3	ADDI R1,R1,8	31-33	32-32	_	33	62	
3 BEQ R3, R0, etic 32-36 36-36 64 I waits R3 from 3/SGTI	3	SGTI R3,R1,800	31-35	34-34		35	63	I waits R1 from 3/ADDI
	3	BEQ R3,R0,eti	c 32-36	36-36			64	I waits R3 from 3/SGTI