1) (POINTS 35/40) Consider the following snippet of code running on a triple-dispatch (3 instructions per cycle) using Tomasulo's algorithm to perform the dynamic scheduling of instructions. The program performs a search within a vector. Initially, R1 $=0$.

etic: | LW | R2, $0(\mathrm{R} 1)$ | ; read Xi |  |
| :--- | :--- | :--- | :--- |
|  | ADDI | R2, R2, 3 | ; add 3 to Xi |
|  | SW | R2, 0(R1) | ; write Xi |
|  | ADDI | R1, R1, 4 | ; update R1 |
|  | BNE | R2, R0, etic | ; continue to loop if false |

Working hypothesis:

- the loop executes speculatively in terms of direction (always taken) and regarding the branch condition;
high-performance fetch breaks after fetching a branch
- the issue stage (I) calculates the address of the actual reads and writes; only 1 instruction is issued per cycle
- reads require 5 clock cycles; writes take 0 cycles (they are written in a write-buffer + split-cache)
- when accessing memory $(M)$, writes have precedence over reads and must be executed in-order
- there's only one CDB
- dispatch stage (P) and complete stage (W) require 1 clock cycle
- ASSUME that the reservation stations could be freed right after the issue phase
- only 1 instruction is committed (C stage) per cycle
- there are separated integer units: one for the calculation of the actual address, one for arithmetic and logical operations and one for the evaluation of the branch condition, as illustrated in this table:

| Type of Functional Unit | No. of Functional <br> Units | Cycles for stage X | No. of reservation stations |
| :--- | :--- | :--- | :--- |
| Integer (effective addr.) | 1 | 1 | 2 |
| Integer (op. A-L) | 1 | 1 | 2 |
| Integer (branch calc.) | 1 | 1 | 2 |

- the functional units do not take advantage of pipelining techniques internally
- the load queue has 3 slots; the store queue has 3 slots (writes wait for the operand in the store queue, i.e., in the execution stage)
- the rest of the processor and has the following characteristics

Complete the following chart until the end of the FOURTH iteration of the code fragment above in the case of dynamic scheduling with speculation. Also add the instruction that is occupying a certain reservation station (one of the 6) besides each dispatch cycle (start):

| Iter. | Instruction | $\begin{aligned} & \hline \text { ALU } \\ & \text { RS1 } \end{aligned}$ | $\begin{aligned} & \hline \text { ALU } \\ & \text { RS2 } \end{aligned}$ | $\begin{aligned} & \hline \text { EAC } \\ & \text { RS1 } \end{aligned}$ | $\begin{aligned} & \hline \text { EAC } \\ & \text { RS2 } \end{aligned}$ | $\begin{aligned} & \hline \text { B } \\ & \text { RS1 } \end{aligned}$ | $\begin{aligned} & \text { B } \\ & \text { RS2 } \end{aligned}$ | P: Dispatch (start-stop) | I+X: Issue+Exec (clock) | M: MEM ACCESS (start-stop) | W: CDB-write (clock) | C: <br> Commit (clock) | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | LW R2,0 (R1) |  |  | I01 |  |  |  | 1-1 | 2 | 3-7 | 8 | 9 |  |
| $\ldots$ | ... |  |  |  |  |  |  |  |  |  |  |  |  |
| $\ldots$ | ... |  |  |  |  |  |  |  |  |  |  |  |  |

2) (5/40) Explain what is (i) an anti-dependency and (ii) an output-dependency and give an assembly example for each one of the two cases in the code of the question (1).
3) 

| Count | Instructio |  | $\begin{aligned} & \text { ALU } \\ & \text { RS1 } \end{aligned}$ | $\begin{aligned} & \text { ALU } \\ & \text { RS2 } \end{aligned}$ | $\begin{aligned} & \text { EAC } \\ & \text { RS1 } \end{aligned}$ | $\begin{aligned} & \text { EAC } \\ & \text { RS2 } \end{aligned}$ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{RS} 1 \end{aligned}$ | $\begin{aligned} & \text { B } \\ & \text { RS2 } \end{aligned}$ | P: Dispatch (start-stop) | I +X : <br> Issue + Exec <br> (clock) | M: MEM <br> (start-stop) | W: CDB-write (clock) | C: <br> Commit (clock) | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 01 | LW | R2, 0 (R1) |  |  | $\begin{aligned} & \hline \text { IO1 } \\ & 1-1 \end{aligned}$ |  |  |  | 1-1 | 2 | $3-7$ | 8 | 9 |  |
| 02 | ADDI | R2, R2, 1 | $\begin{aligned} & 102 \\ & 1-8 \end{aligned}$ |  |  |  |  |  | $1-8$ | Q | -- | 10 | 11 | I waits R2 from 1/LW |
| 03 | SW | R2, 0 (R1) |  |  |  | $\begin{aligned} & 103 \\ & 1-2 \end{aligned}$ |  |  | $1-2$ |  | $13$ | -- | 14 | I waits issue logic; M waits R2 M waits mem (store alredy in queue and must be executed in order) |
| 04 | ADDI | R1, R1, 4 |  | $\begin{aligned} & \hline 104 \\ & 2-3 \\ & \hline \end{aligned}$ |  |  |  |  | $2-3$ | 4 | 2-1 | 5 | 15 | I waits issue logic; |
| 05 | BNE | R2, R0, etic |  |  |  | $\nabla$ | $\begin{aligned} & \text { I05 } \\ & 2-10 \end{aligned}$ |  | 2-10 | 11 | 7 |  | 16 | I waits R2 from 1/ADDI-R2 |
| 06 | LW | R2, 0 (R1) |  |  | $\begin{aligned} & \text { IO6 } \\ & 3-5 \\ & \hline \end{aligned}$ |  |  |  | 3-5 | 6 | 8-12 | $13)$ | 17 | I waits R1; M waits mem |
| 07 | ADDI | R2, R2, 1 |  | $\begin{aligned} & \hline \text { I07 } \\ & 4-13 \end{aligned}$ |  |  |  |  | $4-13$ | $14$ |  | 15 | 18 | P waits A-RSs; I waits R2 from 2/LW; |
| 08 | SW R2 | R2, 0 (R1) | $\checkmark$ |  |  | $\begin{aligned} & 108 \\ & 4-6 \\ & \hline \end{aligned}$ |  |  | $4.6$ |  | 193 |  | 20 | I waits R1; I waits issue logic; M waits R2; M waits mem |
| 09 | ADDI | R1, R1, 4 | $\begin{aligned} & 109 \\ & 9-9 \\ & \hline \end{aligned}$ |  |  |  |  |  | $9-9$ | $10$ | - | 11 | 21 | P waits A-RSs; |
| 10 | BNE P | R2,R0,etic |  |  |  |  | $\checkmark$ | $\xrightarrow{110}$ | 9-15 | 16 | - 1 | -- | 22 | I waits R2 from 2/ADDI-R2; |
| 11 | LW | R2, 0 (R1) |  |  | $\begin{aligned} & \text { I11 } \\ & 10-11 \end{aligned}$ |  |  |  | 10-11 | 12 | 14.1 | $19)$ | 23 | I waits issue logic; I waits R1; M waits mem |
| 12 | ADDI | R2, R2, 1 | $\begin{aligned} & \hline \mathrm{I12} \\ & 10-19 \end{aligned}$ |  |  |  |  |  | $10-10$ |  |  | $21$ | 24 | P waits A-RSs; I waits R2 from 3/LW |
| 13 | SW | R2, 0 (R1) |  |  | $\nabla$ | $\begin{aligned} & \text { I13 } \\ & 10-12 \end{aligned}$ |  |  | 10-12 | 13 | $125 \%$ |  | 26 | I waits R1; I waits issue logic; M waits R2; M waits mem |
| 14 | ADDI | R1, R1, 4 |  | $\begin{aligned} & \hline 114 \\ & 14-14 \\ & \hline \end{aligned}$ |  |  |  |  | 14-14 | 15 |  | 16 | 27 | P waits A-RSs; |
| 15 | BNE | R2,R0,etic |  | $\checkmark$ |  |  | $\begin{aligned} & \text { I15 } \\ & 14-21 \end{aligned}$ |  | 14-21 | $22$ |  |  | 28 | I waits R2 from 3/ADDI-R2 |
| 16 | LW | R2, 0 (R1) |  |  | $\begin{aligned} & \hline 116 \\ & 15-16 \end{aligned}$ |  |  |  | $15-15$ | 17 | 20-24 | 25 | 29 | I waits R1; M waits mem; |
| 17 | ADDI | R2, R2,1 |  | $\begin{aligned} & \hline \text { I17 } \\ & 15-25 \end{aligned}$ |  |  |  |  | $15-25$ | 26 | 2- | 27 | 30 | P waits A-RSs; I waits R2 from 4/LW |
| 18 | SW | R2, 0 (R1) |  |  |  | $\begin{aligned} & \hline 118 \\ & 15-17 \end{aligned}$ |  |  | $15.17$ | $18$ | $28$ | -- | 31 | I waits R1; I waits issue logic; M waits R2; M waits mem; |
| 19 | ADDI | R1, R1, 4 | $\begin{aligned} & \hline \text { I19 } \\ & 20-20 \end{aligned}$ |  |  |  |  |  | 20-20 | 21 | -7 | 22 | 32 | P waits A-RSs |
| 20 | BNE | R2,R0, etic |  |  |  |  |  | I20 $20-2$ | 20-27 | $28$ |  | -- | 33 | I waits R2 from 4/ADDI-R2 |

2) Given two subsequent instructions I and J:

- Antidependency: I reads a register that is written by J
- Output-dependency: both I and J write in the same register

In the case of our code:

- Antidependency:

```
I05: bne R2 R0, etic
I06: lwR2, 0(R1)
I05: bne R2 R0, etic
I07: addi R2, R2, 1
```

- Output-dependency:

```
I01: lv R2, 0(R1)
I02: addi R2, R2, 1
I04: addi R1 R1, 4
I09: addi R1 R1, 4
I02: addi R2, R2, 1
I07: addi R2 R2, 1
```

