HIGH PERFORMANCE COMPUTER ARCHITECTURE midterm exam 31-1	HIGH	RMANCE	HIGH	COMPUTER	PERFORMANCE	ARCHITECTURE	midterm	exam 31-10-201	7
--	------	--------	------	----------	-------------	--------------	---------	----------------	---

(REVISED 23/10/2023)

SURNAME		
		Ī

							-
FIRST	NAME	C.					

MATR.NO.

1) (POINTS 35/40) Consider the following snippet of code running on a triple-dispatch (3 instructions per cycle) using Tomasulo's algorithm to perform the dynamic scheduling of instructions. The program performs a search within a vector. Initially, R1 = 0.

```
etic:
       R2, 0(R1)
                      ; read Xi
LW
ADDT
       R2, R2, 3
                      ; add 3 to Xi
SW
       R2, 0(R1)
                      ; write Xi
ADDI
       R1, R1, 4
                      ; update R1
       R2, R0, etic
                      ; continue to loop if false
BNE
```

Working hypothesis:

- the loop executes speculatively in terms of direction (always taken) and regarding the branch condition; high-performance fetch breaks after fetching a branch
- the issue stage (I) calculates the address of the actual reads and writes; only 1 instruction is issued per cycle
- reads require 5 clock cycles; writes take 0 cycles (they are written in a write-buffer + split-cache)
- when accessing memory (M), writes have precedence over reads and must be executed in-order
- there's only one CDB
- dispatch stage (P) and complete stage (W) require 1 clock cycle
- ASSUME that the reservation stations could be freed right after the issue phase
- only 1 instruction is committed (C stage) per cycle
- there are separated integer units: one for the calculation of the actual address, one for arithmetic and logical operations and one for the evaluation of the branch condition, as illustrated in this table:

Type of Functional Unit	No. of Functional Units	Cycles for stage X	No. of reservation stations
Integer (effective addr.)	1	1	2
Integer (op. A-L)	1	1	2
Integer (branch calc.)	1	1	2

- the functional units do not take advantage of pipelining techniques internally
- the load queue has 3 slots; the store queue has 3 slots (writes wait for the operand in the store queue, i.e., in the execution stage)
- the rest of the processor and has the following characteristics

Complete the following chart until the end of the FOURTH iteration of the code fragment above in the case of dynamic scheduling with speculation. Also add the instruction that is occupying a certain reservation station (one of the 6) besides each dispatch cycle (start):

Iter.	Instructi	on	ALU RS1			EAC RS2	B RS2	P: Dispatch (start-stop)	I+X: Issue+Exec (clock)	M: MEM ACCESS (start-stop)	CDB-write	C: Commit (clock)	Comments
1	LW	R2,0(R1)			I01			1-1	2	3-7	8	9	
			, i	, i	, i								

(5/40) Explain what is (i) an anti-dependency and (ii) an output-dependency and give an assembly example for each one of the two cases in the code of the question (1).