1) (POINTS 25/40) Consider a four-processor bus-based multiprocessor using the DRAGON protocol. Each processor executes a TAS instruction to lock and gain access to an empty critical section. The initial condition is such that processor 1 has the lock and processor 2, 3, and 4 are spinning on their caches waiting for the lock to be released. Every processor gets the lock once and exits the program. These are the implementations of the lock and unlock:
```
Lock: lw R1, mylock # R1 = &mylock
    bne R1, R0, Lock # if (R1 != 0) jump to Lock
    TAS R1, mylock # atomically_do {R1 = &mylock; mylock = 1;}
    bne R1, R0, Lock # if (R1 != 0) jump to Lock
    ret
Unlock: sw 0, mylock # write O into &mylock
    ret
```

Note1: the semantic of the TAS (Test And Set) instruction is the following: atomically reads the specified memory location (mylock) and writes a one into that memory location (mylock). Note2: this implementation of the Lock tries to minimize the probability to have the bus locked by the TAS (this implementation is also known as Test-and-Test-and-Set). Note3: the lock is closed when mylock $==1$ and it is open when mylock=$=0$.

By using the following tables, show the operations and bus transactions (or comments): A) in the best case (least number of transactions) and B) in the worst case (highest number of transactions)
A) Best case:

| Bus Trans. <br> Number | Processor <br> Operation | P1 | P2 | P3 | P4 | Bus Transactions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| --- | Init.state | SC | SC | SC | SC | Initially, P1 holds the lock |
| 1 |  | sw1 | SM | SC | SC | SC |
| BusUpd - P1 releases the lock |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

B) Worst case:

| Bus Trans. <br> Number | Processor <br> Operation | P1 | P2 | P3 | P4 | Bus Transactions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| --- | Init.state | SC | SC | SC | SC | Initially, P1 holds the lock |
| 1 | sw1 | SM | SC | SC | SC | BusUpd - P1 releases the lock |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

2) (POINTS 15/40) Write a OPENMP function that reads a color array (int color[1024]) and writes an array "int histogram[256]" that contains the frequency of each of 256 possible colors (the 256 values are the value that each element of color[] can assume). A serial or serialized version has to be avoided. The program should be written in a way that it exploits Thread Level Parallelism as offered by. Template:
```
void histo_scalar(uint *histogram, uchar *color, uint size) {
    for(uint i=0; i<size; i++ ) histogram[ color[i]] += 1;
}
```

Hints: Use omp_get_max_threads() to get the number of threads, omp_get_thread_num() to get the current thread id, "\#pragma omp parallel", "\#pragma omp for" and "\#pragma omp critical" as appropriate, try to perform operations in a hierarchical way.

1) Remembering the state diagram for the DRAGON protocol:


1A) The best case happens if the interleaving of the operations is such that each processor attempts and get access to the critical section one after the other.

| Bus Trans. <br> Number | Processor <br> Operation | P1 | P2 | P3 | P4 | Bus Transactions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| --- | (Init.state) | SC | SC | SC | SC | Initially, P1 holds the lock |
| 1 | sw1 | SM | SC | SC | SC | BusUpd - P1 releases the lock |
| --- | lw2 | SM | SC | SC | SC | P2 reads the lock (and it finds open, i.e. $==0$ ) |
| 2 | TAS2 | SC | SM | SC | SC | BusUpd - P2 tries to lock and succeeds* |
| 3 | Sw2 | SC | SM | SC | SC | BusUpd - P2 releases the lock |
| -- | lw3 | SC | SM | SC | SC | P3 reads the lock (and it finds open, i.e. $==0)$ |
| 5 | TAS3 | SC | SC | SM | SC | BusUpd - P3 tries to lock and succeeds* |
| 6 | sw3 | SC | SC | SM | SC | BusUpd - P3 releases the lock |
| --- | lw4 | SC | SC | SM | SC | P4 reads the lock (and it finds open, i.e. $==0)$ |
| 7 | TAS4 | SC | SC | SC | SM | BusUpd -- P4 tries to lock and succeeds* |
| 8 | Sw4 | SC | SC | SC | SM | BusUpd - P4 releases the lock |

1B) The worst case happens if the interleaving of the operations is such that each processor attempts simultaneously the "lw" to read the status of mylock and then simultaneously try to get the access through the TAS instruction.

| Bus Trans. <br> Number | Processor <br> Operation | P1 | P2 | P3 | P4 | Bus Transactions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| --- | (Init.state) | SC | SC | SC | SC | Initially, P1 holds the lock |
| 1 | sw1 | SM | SC | SC | SC | BusUpd -- P1 releases the lock |
| --- | lw2 | SM | SC | SC | SC | P2 reads the lock (and it finds open, i.e. $==0$ ) |
| ----- | lw3 | SM | SC | SC | SC | P3 reads the lock (and it finds open, i.e. $==0$ ) |
| - | lw4 | SM | SC | SC | SC | P4 reads the lock (and it finds open, i.e. $==0$ ) |
| 2 | TAS2 | SC | SM | SC | SC | BusUpd - P2 gets the lock |
| 3 | TAS3 | SC | SC | SM | SC | BusUpd - no lock** |
| 4 | TAS4 | SC | SC | SC | SM | BusUpd - no lock** |
| 5 | Sw2 | SC | SM | SC | SC | BusUpd - P2 releases the lock |
| ---- | lw3 | SC | SM | SC | SC | P3 reads the lock (and it finds open, i.e. $==0$ ) |
| -- | lw4 | SC | SM | SC | SC | P4 reads the lock (and it finds open, i.e. $==0$ ) |
| 6 | TAS3 | SC | SC | SM | SC | BusUpd - P3 gets the lock |
| 7 | TAS4 | SC | SC | SC | SM | BusUpd - no lock** |
| 8 | sw3 | SC | SC | SM | SC | BusUpd - P3 releases the lock |
| --- | lw4 | SC | SC | SM | SC | P4 reads the lock (and it finds open, i.e. $==0$ ) |
| 9 | TAS4 | SC | SC | SC | SM | BusUpd - P4 gets the lock |
| 10 | Sw4 | SC | SC | SC | SM | BusUpd - P4 releases the lock |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

[^0]2) This is the OPENMP code for a possible implementation of the requested function:

```
void histo_omp3(uint *histogram, uchar *color, uint size) {
    #pragmā omp parallel
    {
        int i, histogram_private[HISTOGRAM_BIN_COUNT];
        for(i=0; i<HISTOGRAM_BIN_COUNT; i++) histogram_private[i] = 0;
        #pragma omp for
        for(i=0; i<size; i++) {
            histogram_private[color[i]]++
            }
            #pragma omp critical
```

            for(i=0; i<HISTOGRAM_BIN_COUNT; i++) histogram[i] += histogram_private[i];
            \}
        \}
[^0]:    * Depending on the implementation a BusUpd could be directly associated to the (atomic) TAS instruction, as in this case (c.f. X86_64 instruction CMPXCHG).
    ** A BusUpdate is needed even though the written value is the same as the memory value (1).

