
HIGH	PERFO	ORMANC	E COMPUTER	ARCHITECTURE	final	exam	23-11-2021	MATR.NO.
(rev:	iewed	from	<mark>typos)</mark>					SURNAME
							F	IRST NAME

(POINTS 26/30) 1) Let's consider a shared-bus shared-memory coherence protocol (called PSCR) with the following characteristics:
Processor Operations: Private-Read (PRd), Private-Write (PWr), Shared-Read (SRd) and Shared-Write (SWr); the private R/W

- <u>Processor Operations</u>: Private-Read (**PKd**), Private-Write (**PWr**), Shared-Read (**SKd**) and Shared-Write (**SWr**); the private R/W are accessing private data (P-blocks) and the shared R/W are accessing shared data (S-blocks); however, if a process migrates on a different core, the shared data remains valid but the private data becomes stale and will eventually be invalidated upon a remote write that is happening on the remote core. The processor operations have a cost of 1 cycles (to bring the data into the processor from the cache).
- <u>Bus Transactions</u>: i) Bus-Read (**BusRd**) to read a data-block from Memory with a cost of 90 cycles; ii) Bus-Update (**BusUpd** a single data-word goes to other caches and to memory) to propagate a PrWr on the bus with a cost of 20 cycles.
- <u>There are 5 states</u>: 1) the copy is not valid (I Invalid); 2) the copy is in one cache only and we assume that it has been modified even if it has been just loaded, the memory is not updated (PM Private Modified); 3) there is only one copy in this cache and it is consistent with the memory (PC Private Clean); 4) several copies may exist and they are consistent with the memory (SC Shared Clean); 5) several copies may exist, they are not consistent with the main memory and this cache (which has first written (or variant: last written) a new value) has the responsibility to provide it (SM Shared Modified) to other caches.
- <u>There are two additional bus wires</u>: L1 always propagates the information about whether the bus transaction involves a P-block (L1=on) or an S-block (L1=off); L2 has a different meaning depending on the L1 indication: in case of a BusRd of a P-block, indicates that the copy is in modified state (so it must be loaded in **PM** state), but in case of a BusRd or BusUpd of an S-block it indicates if other copies still exist in the system (it acts like a "shared-line").
- Here are the <u>complete state diagrams</u> which describe what happens for S-blocks and P-blocks (for operations/transactions not reported, it means there is no state change).



Evaluate the total cost of executing the following streams by completing the table below:

C1	C2	C3	Bus Transaction	Data from	Cycles
	•		•	•	
		C1 C2	C1 C2 C3	C1 C2 C3 Bus Transaction Image: Second	C1 C2 C3 Bus Transaction Data from Image: Second strain str

Core	C1	C2	C3	Bus Transaction	Data from	Cycles
Operation						_
PRd1 (A)						
PRd2 (A)						
PRd3 (A)						
SWr1(B)						
SWr2(B)						
SWr3(B)						
SRd1 (B)						
SRd2 (B)						
PRd3 (A)						
PWr3(A)						
PWr1(A)						

2) (POINTS 4/30) Explain with your own words and a sketch, the difference between executing a program on a CPU and executing a program on FPGAs. Also show with a sketch, the location of the binary file during the execution of the program on a CPU compared to the bitstream in the FPGA.