

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI
 → NON USARE FOGLI NON TIMBRATI
 → ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA
 → NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

COGNOME _____

NOME _____

SVOLGIMENTO DELLA PROVA:

□ PER GLI STUDENTI DI "ARCHITETTURA DEI CALCOLATORI – A.A. 2015/16, 16/17, 17/18, 18/19": es. N.1+2+3+7.

NOTA: per l'esercizio 7 dovranno essere consegnati DUE files: il file del programma VERILOG e il file relativo all'output (screenshot o copy/paste)

1) [12/30] Scrivere in assembly MIPS l'implementazione della funzione char *itoa(int n) che trasforma il numero naturale n (ovvero un intero >=0) in una stringa contenente i caratteri ASCII, il cui puntatore e' restituito come parametro di ritorno che rappresenta in lo stesso numero (es. Il naturale 123 dovra' diventare "123"). La funzione dovra' anche provvedere all'allocazione della memoria dinamica per memorizzare la stringa di uscita, inoltre dovra' essere realizzato un semplice programma main che legga da tastiera l'intero di ingresso e stampi la stringa di uscita chiamando la funzione "itoa" (promemoria: i caratteri ASCII delle cifre sono "0"->0x30, "1"-> 0x31, ...), usando solo e unicamente istruzioni della tabella sottostante e rispettando le convenzioni di utilizzazione dei registri dell'assembly MIPS riportate qua sotto per riferimento.

Instructions

Opcode+Funcnt (hexadecimal)	Instruction	Example	Meaning	Comments
00+20/00+21	add	add/addu \$1,\$2,\$3	\$1 = \$2 + \$3	(signed/unsigned) 3 operands; exception possible
00+22/00+23	subtract	sub/subu \$1,\$2,\$3	\$1 = \$2 - \$3	(signed/unsigned) 3 operands; exception possible
08/09	add immediate	addi/addiu \$1,\$2,100	\$1 = \$2 + 100	(signed/unsigned) + constant ; exception possible
00+18/00+19	multiplication	mult/multu \$1, \$2	Hi,Lo=\$1 x \$2	(signed/unsigned) 64-bit Product ; result in Hi,Lo
00+1A/00+1B	division	div/divu \$1, \$2	Hi=\$1 % \$2, Lo = \$1 / \$2	(signed/unsigned) division
00+10/00+12	move from Hi / move from Lo	mghi/mflo \$1	\$1 = Hi (\$1 = Lo)	Create copy of Hi (Create a copy of Lo)
00+2A/00+2E	set on less than	slt/sltu \$1,\$2,\$3	if (\$2 < \$3) \$1 = 1; else \$1 = 0	(signed/unsigned) compare \$2 and \$3 (less than)
0A/0B	set on less than immediate	slti/sltiu \$1,\$2,100	if (\$2 < 100) \$1 = 1; else \$1 = 0	(signed/unsigned) compare \$2 and constant (less than)
00+24/25/26/27	and / or / xor / nor	and/or/xor/nor \$1,\$2,\$3	\$1=\$2&\$3 / \$2 \$3 / \$2^\$3 / !((\$2 \$3))	3 register operands; Logical AND/OR/XOR/NOR
0C/0D/0E	and / or / xor immediate	andi/ori/xori \$1,\$2,100	\$1 = \$2 & 100 / \$2 100 / \$2 ^ 100	Logical AND/OR/XOR register, constant
00+00	shift left logical	sll \$1,\$2,10	\$1 = \$2 << 10	Shift left by constant
00+02/00+03	shift right (l=logical,a=arithmetic)	srl/sra \$1,\$2,10	\$1 = \$2 >> 10	Shift right by constant (for arithmetic: sign is preserved)
00+04	shift left logical	sllv \$1,\$2,\$3	\$1 = \$2 << \$3	Shift left by variable
00+06/00+07	shift right (l=logical,a=arithmetic)	srlv/srav \$1,\$2,\$3	\$1 = \$2 >> \$3	Shift right by variable (for arithmetic: sign is preserved)
23/20	load word / load byte	lw/lb \$1,100(\$2)	\$1 = Memory[\$2+100]	Data from memory to register
24	load byte unsigned	lbu \$1,100(\$2)	\$1 = Memory[\$2+100]	Data from mem. To reg: no sign extension
2B/28	store word / store byte	sw/sb \$1,100(\$2)	Memory[\$2+100] = \$1	Data from register to memory
0F	load upper immediate	lui \$1,0x1234	\$1=0x1234'0000	load most significant 16 bits
PSEUDOINSTRUCTION	load address	la \$1,var	\$1 = &var	Load address of var (lui \$1,Hi16(&var);ori \$1,Hi16(&var) Hi16/Hi16=high/low 16 bits of &var
02	jump	j 10000	go to 10000	Jump to target address
00+08	jump register	jr \$31	go to \$31	For switch, procedure return
03	jump and link	jal 10000	\$31 = PC + 4;go to 10000	For procedure call
04	branch on equal	beq \$1,\$2,100	if (\$1 == \$2) go to PC+4+100	Equal test; PC relative branch
05	branch on not equal	bne \$1,\$2,100	if (\$1 != \$2) go to PC+4+100	Not equal test; PC relative
00+0C	syscall	syscall	call OS service \$v0	See table of system calls below
10+10,rs=10	branch unconditional	rfe	shift right (k,e) bits in STATUS reg	Exit Kernel Mode, Enable Interrupts
PSEUDOINSTRUCTION	branch unconditional	b 100	go to PC+4+100	PC relative branch (e.g., beq \$0,\$0,100)
PSEUDOINSTRUCTION	no operation	nop	do nothing	Do nothing (e.g. sll \$0,\$0,0)
30	load-linked	ll \$1,100(\$2)	\$1=Memory[\$2+100]	Read and start to monitor the given memory location
38	store-conditional	sc \$1,100(\$2)	Memory[\$2+100]=\$1 or →	return 0 if a coherence action happens since the previous ll (\$1 must be different from 0)
11+00 fmt=10/11	add.s / add.d	add.s \$f0,\$f2,\$f4	\$f0=\$f2+\$f4	Single and double precision add
11+01 fmt=10/11	sub.s / sub.d	sub.s \$f0,\$f2,\$f4	\$f0=\$f2-\$f4	Single and double precision subtraction
11+02 fmt=10/11	mul.s / mul.d	mul.s \$f0,\$f2,\$f4	\$f0=\$f2*\$f4	Single and double precision multiplication
11+03 fmt=10/11	div.s / div.d	div.s \$f0,\$f2,\$f4	\$f0=\$f2/\$f4	Single and double precision division
11+05 fmt=10/11	abs.s / abs.d	abs.s \$f0,\$f2	\$f0=ABS(\$f2)	Single and double precision absolute value
11+06 fmt=10/11	mov.s / mov.d	mov.s \$f0,\$f2	\$f0←\$f2	Single and double precision move
11+07 fmt=10/11	neg.s / neg.d	neg.s \$f0,\$f2	\$f0 = - (\$f2)	Single and double precision opposite value
11+3C(31,32,3D,3E,3F) fmt=10/11	c.lt.s / c.lt.d (ne,eq,gt,le,ge)	c.lt.s \$f0,\$f2	Temp=(Sf0<Sf2)	Single and double: compare Sf0 and Sf2 <=, !=, >, <=>
11+00 fmt=4/0	move to/from coprocessor 1	mtc1/mfc1 \$1,\$f2	\$f2=\$1 / \$1=\$f2	Move \$1 to/from C1reg. \$f2 (no conversion)
10+00 fmt=4/0	move to/from coprocessor 0	mtc0/mfc0 \$1,\$f2	\$c2=\$1 / \$1=\$c2	Move \$1 to/from C0 reg. \$f2 (no conversion)
11+00 fmt=6/2	move to/from control reg of cop.1	ctc1/cfc1 \$1,\$cF2	\$cF2=\$1 / \$1=\$cF2	Move \$1 to/from C1-CONTROL register
11 fmt=8, ft=1/0	branch on true/false	bclt/bclf label	If (Temp == true/false) go to label	Temp is 'Condition-Code'
31/39	load/store floating point (32bit)	lwc1/swc1 \$f0,0(\$1)	\$f0←Memory[\$1] / Memory[\$1]←\$f0	Data from FP (C1) register to memory
11+21,fmt=10/11+22,fmt=11	convert from/to single to/from double	cvt.d.s/cvt.s.d \$f0,\$f2	\$f0=(double)\$f2/\$f0=(single)\$f2	Type conversion
11+24,fmt=11/11+20	convert from/to single to/from integer	cvt.w.s/cvt.s.w \$f1,\$f0	\$f1=(int)\$f0 / \$f0=(single)\$f1	Type conversion

Register Usage

Name	Reg. Num.	Usage
\$zero	0	The constant value 0
\$s0-\$s7	16-23	Saved
\$t0-\$t9	8-15,24-25	Temporaires
\$a0-\$a3	4-7	Arguments

Name	Reg.Num.	Usage
\$v0-\$v1	2-3	Results
\$fp, \$sp	30,29	frame pointer, stack pointer
\$ra, \$gp	31,28	return address, global pointer
\$k0-\$k1	26,27	Kernel usage


Reg. Num.	Usage
\$f0, \$f2	Return values
\$f12,\$f14	Function arguments
\$f20,\$f22,\$f24,\$f26,\$f28,\$f30	Saved registers
\$f4,\$f6,\$f8,\$f10,\$f16,\$f18	Temporaries registers

System calls

Service Name	Serv.No.(Sv0)	INPUT Arguments	OUTPUT Args	Service Name	Serv.No.(Sv0)	INPUT Arguments	OUTPUT Arguments
print int	1	\$a0=integer to print	---	read float	6	---	\$f0=float
print float	2	\$f12=float to print	---	read double	7	---	\$f0-fl=double
print double	3	(\$f12,\$f13)=double to print	---	read string	8	\$a0=address of input buffer, \$a1=max chars to read	---
print string	4	\$a0=address of ASCIIz string to print	---	sbrk	9	\$a0=Number of bytes to be allocated	\$v0=pointer to allocated memory
read int	5	---	\$v0=integer	exit	10	---	---

- 2) [5/30] Si consideri una cache di dimensione 96B e a 3 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 8 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' LRU. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 623, 339, 327, 379, 778, 139, 333, 754, 725, 354, 322, 354, 739, 1, 26, 754, 324, 354, 729, 354, 328, 354. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.
- 3) [5/30]] In un processore a 64 bit con memoria virtuale supportata da paginazione a 3 livelli con dimensione della pagina di 4KiB, vengono riservati 12 bit per indirizzare il primo livello, 20 bit per indirizzare il secondo livello e altri 20 bit per indirizzare il terzo livello. Rappresentare uno schema architetturale che implementi tale meccanismo di paginazione e istanziare numericamente il valore di un indirizzo virtuale, un indirizzo fisico corrispondente e valori realistici contenuti nelle celle delle pagine relative al percorso che collega l'indirizzo virtuale a quello fisico.
- 7) [8/30] Descrivere e sintetizzare in Verilog una rete sequenziale basata sul modello di Moore con flip-flop D, con un ingresso X su un bit e una uscita Z su un bit che riconosca le sequenze interallacciate 1,0,1,1. Il modulo TopLevel e' dato con sequenza di ingresso 0,0,1,1,0,1,1,0,1,1,0,0,1,0,0,0,1,0,1,1,0,1,0,0. **Tracciare il diagramma di temporizzazione** come verifica della correttezza dell'unita'. Nota: si puo' svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente.

```
Module Toplevel;
  reg reset_; initial begin reset_=0; #22 reset_=1; #300; $stop; end
  reg clock; initial clock=0; always #5 clock<=(!clock);
  reg X;
  wire z=Xxx.z;
  wire [2:0] STAR=Xxx.STAR;
  initial begin X=0;
    wait(reset_==1);
    @(posedge clock); X<=0;@(posedge clock); X<=0;@(posedge clock); X<=1;
    @(posedge clock); X<=1;@(posedge clock); X<=0;@(posedge clock); X<=1;
    @(posedge clock); X<=1;@(posedge clock); X<=0;@(posedge clock); X<=1;
    @(posedge clock); X<=1;@(posedge clock); X<=0;@(posedge clock); X<=0;
    @(posedge clock); X<=1;@(posedge clock); X<=0;@(posedge clock); X<=0;
    @(posedge clock); X<=0;@(posedge clock); X<=1;@(posedge clock); X<=0;
    @(posedge clock); X<=1;@(posedge clock); X<=1;@(posedge clock); X<=0;
    @(posedge clock); X<=1;@(posedge clock); X<=0;@(posedge clock); X<=0;
    $finish;
  end
  XXX Xxx(X,Z,clock,reset_);
endmodule
```



SOLUZIONE

ESERCIZIO 1

```

.data
nul: .asciiz ""
    .text
    .globl main

itoa: add $t0, $0, $a0
      add $t1, $0, $0
      add $t2, $0, 10
div_start:
      slti $t3, $t0, 10
      bne $t3, $0, div_end

      div $t0, $t2
      mfhi $t4
      mflo $t0
      addi $t4, $t4, 0x30
      addi $t1, $t1, 1
      addi $sp, $sp, -1
      sb $t4, 0($sp)


      j div_start
div_end:
      addi $t0, $t0, 0x30
      addi $t1, $t1, 1
      addi $sp, $sp, -1
      sb $t0, 0($sp)

      add $a0, $0, $t1
      addi $a0, $a0, 1
      ori $v0, $0, 9
      syscall

      add $t5, $0, $v0
      sb_start:
      lb $t6, 0($sp)
      addi $sp, $sp, 1
      addi $t1, $t1, -1
      sb $t6, 0($t5)
      addi $t5, $t5, 1
      beq $t1, $0, sb_end
      j sb_start
      sb_end:
      la $t7, nul
      lb $t8, 0($t7)
      sb $t8, 0($t5)
      jr $ra

      ori $v0, $0, 5
      syscall

      add $a0, $0, $v0
      jal itoa
    
```



ESERCIZIO 2

Sia X il generico riferimento, A=associativita', B=dimensione del blocco, C=capacita' della cache.

Si ricava $S=C/B/A=\#$ di set della cache= $96/8/3=4$, $XM=X/B$, $XS=XM\%S$, $XT=XM/S$:

A=3, B=8, C=96, RP=LRU, Thit=4, Tpen=40, 22 references:

===	T	X	XM	XT	XS	XB	H	[SET]:USAGE	[SET]:MODIF	[SET]:TAG
===	R	623	77	19	1	7	0	[1]:2,0,0	[1]:0,0,0	[1]:19,-,-
===	W	339	42	10	2	3	0	[2]:2,0,0	[2]:0,0,0	[2]:10,-,-
===	R	327	40	10	0	7	0	[0]:2,0,0	[0]:0,0,0	[0]:10,-,-
===	W	379	47	11	3	3	0	[3]:2,0,0	[3]:0,0,0	[3]:11,-,-
===	R	778	97	24	1	2	0	[1]:1,2,0	[1]:0,0,0	[1]:19,24,-
===	W	139	17	4	1	3	0	[1]:0,1,2	[1]:0,0,0	[1]:19,24,4
===	R	333	41	10	1	5	0	[1]:2,0,1	[1]:0,0,0	[1]:10,24,4
===	W	754	94	23	2	2	0	[2]:1,2,0	[2]:0,0,0	[2]:10,23,-
===	R	725	90	22	2	5	0	[2]:0,1,2	[2]:0,0,0	[2]:10,23,22
===	W	354	44	11	0	2	0	[0]:1,2,0	[0]:0,0,0	[0]:10,11,-
===	R	322	40	10	0	2	1	[0]:2,1,0	[0]:0,0,0	[0]:10,11,-
===	W	354	44	11	0	2	1	[0]:1,2,0	[0]:0,1,0	[0]:10,11,-
===	R	739	92	23	0	3	0	[0]:0,1,2	[0]:0,1,0	[0]:10,11,23
===	W	1	0	0	0	1	0	[0]:2,0,1	[0]:0,1,0	[0]:0,11,23
===	R	26	3	0	3	2	0	[3]:1,2,0	[3]:0,0,0	[3]:11,0,-
===	W	754	94	23	2	2	1	[2]:0,2,1	[2]:0,1,0	[2]:10,23,22
===	R	324	40	10	0	4	0	[0]:1,2,0	[0]:0,0,0	[0]:0,10,23
===	W	354	44	11	0	2	0	[0]:0,1,2	[0]:0,0,0	[0]:0,10,11
===	R	729	91	22	3	1	0	[3]:0,1,2	[3]:0,0,0	[3]:11,0,22
===	W	354	44	11	0	2	1	[0]:0,1,2	[0]:0,0,1	[0]:0,10,11
===	R	328	41	10	1	0	1	[1]:2,0,1	[1]:0,0,0	[1]:10,24,4
===	W	354	44	11	0	2	1	[0]:0,1,2	[0]:0,0,1	[0]:0,10,11

LISTA BLOCCHI USCENTI:


```

(out: XM=77 XT=19 XS=1 )
(out: XM=40 XT=10 XS=0 )
(out: XM=44 XT=11 XS=0 )
(out: XM=92 XT=23 XS=0 )
    
```

CONTENUTI dei 4 SET al termine:

P1 Nmiss=16 Nhit=6 Nref=22 mrate=0.727273 AMAT=th+mrate*tpen=33.0909

ESERCIZIO 3



ESERCIZIO 7

E' utile rappresentare il diagramma a stati del riconoscitore di sequenza richiesto:



Codice VERILOG:

```

module XXX(x,z,clock,reset_);
input clock,reset_,x;
output z;
reg [2:0] STAR;
reg OUTR;
parameter S0='B000, S1='B001, S2='B010, S3='B011, S4='B100;
always @(reset_==0) begin STAR<=0; end
assign z=(STAR==S4) ? 1:0;
always @(posedge clock) if (reset_==1)
    casex (STAR)
        S0: begin STAR<=(x==0)?S0:S1; end
        S1: begin STAR<=(x==0)?S0:S2; end
        S2: begin STAR<=(x==0)?S3:S2; end
        S3: begin STAR<=(x==0)?S0:S4; end
        S4: begin STAR<=(x==0)?S0:S2; end
    endcase
endmodule
    
```

Diagramma temporale:

