

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI  
 → NON USARE FOGLI NON TIMBRATI  
 → ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA  
 → NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

COGNOME \_\_\_\_\_

NOME \_\_\_\_\_

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

1) [11/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (utilizzando solo e unicamente istruzioni dalla tabella sottostante), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
typedef struct node {
    struct node *next;
    int vertex;
} node;
int vi[10]={0,0,0,0,1,2,3,4,5,6};
int vj[10]={1,2,3,4,5,5,6,6,7,7};
int visited[8];
node *G[8];

void DFS(int i) {
    node *p;
    p=G[i]; visited[i]=1;
    print_int(i); print_string(" ");
    while (p!=NULL) {
        i=p->vertex;
        if (!visited[i]) DFS(i);
        p=p->next;
    }
}

void insert(int vi,int vj) {
    node *p,*q;
    q=(node*) sbrk(sizeof(node));
    q->vertex=vj;
    q->next=NULL;
    if (G[vi]==NULL)
        G[vi]=q;
    else {
        p=G[vi];
        while (p->next!=NULL) p=p->next;
        p->next=q;
    }
}

int main() {
    for(int i=0;i<10;i++) insert(vi[i],vj[i]);
    DFS(0);
    exit(0);
}
```

Nota: 'int' è un intero a 64 bit.

v210622

RISC-V Instructions (RV64IMFD)

Instruction coding (hexadecimal)	Instruction	Example	Register operation	Meaning
33+0+00/3b+0+00	add	add/addw x5,x6,x7	x5 ← x6 + x7	Add two operands; exception possible (addw**)
33+0+20/3b+0+20	subtract	sub/subw x5,x6,x7	x5 ← x6 - x7	Subtracts two operands; exception possible (subw**)
13+0+imm/1b+0+imm	add immediate	addi/addiw x5,x6,100	x5 ← x6 + 100	Add a constant ; exception possible (addiw**)
33+0+01/3b+0+01	multiply	mul/mulw x5,x6,x7	x5 ← x6 * x7	(signed/word) Lower 64 bits of 128-bits product (mulw**)
33+01+01	multiply high	mulh x5,x6,x7	x5 ← x6 * x7	Higher 64bits of 128-bits product
33+4+01/3b+4+01	division	div/divw x5,x6,x7	x5 ← x6/x7	(signed/word) division (divw**)
33+6+01/3b+6+01	remainder	rem/remw x5,x6,x7	x5 ← x6 % x7	Remainder of the division (remw**)
33+2+0/33+3+0	set less than	slt/sltu x5,x6,x7	if (x6 < x7) x5 ← 1; else x5 ← 0	(signed/unsigned) compare x6 and x7 (less than)
13+2+imm/13+3+imm	set less than immediate	slti/sltiu x5,x6,100	if (x6 < 100) x5 ← 1; else x5 ← 0	(signed/unsigned) compare x6 and 100 (less than)
33+7+0/33+6+0/33+4+0	and / or / xor	and/or/xor x5,x6,x7	x5 ← x6&x7 / x6 x7 / x6^x7	Logical AND/OR/XOR
13+7+imm/13+6+imm/13+4+imm	and / or / xor immediate	andi/ori/xori x5,x6,100	x5 ← x6&100 / x6 100 / x6^100	Logical AND/OR/XOR register, constant
33+1+0/3b+1+0	shift left logical	sll/sllw x5,x6,x7	x5 ← x6 << x7	Shift left by register (sllw**)
13+1+imm/1b+1+imm	shift left logical immediate	slli/slliw x5,x6,10	x5 ← x6 << 10	Shift left by the immediate value (slliw**)
33+5+0/3b+5+0	shift right logical	srl/srlw x5,x6,x7	x5 ← x6 >> x7	Shift right by register (srlw**)
13+5+imm/1b+5+imm	shift right logical immediate	srli/srliw x5,x6,10	x5 ← x6 >> 10	Shift right by immediate value (srliw**)
33+5+20/3b+5+20	shift right arithmetic	sra/sraw x5,x6,x7	x5 ← x6 >> x7 (arith.)	Shift right by register (sign is preserved) (sraw**)
13+5+imm/1b+5+imm	shift right arithmetic immediate	sraiw/sraiw x5,x6,10	x5 ← x6 >> 10 (arith.)	Shift right by immediate value (sraiw**)
03+3+imm/03+2+imm/03+0+imm	load word / word / byte	ld/lw/lb x5,100(x6)	x5 ← MEM[x6+100]	Data from memory to register
03+6+imm/03+4+imm	load word / byte unsigned	lwu/bu x5,100(x6)	x5 ← MEM[x6+100]	Data from mem. To reg.; no sign extension (lwu**)
23+3+imm/23+2+imm/23+0+imm	store dword / word / byte	sd/sw/sb x5,100(x6)	MEM[x6+100] ← x5	Data from register to memory (sw**)
37+imm(31:12) (no Funct3)	load upper immediate	lui x5,0x12345	x5 ← 0x12345000	Load most significant 20 bits
PSEUDOINSTRUCTION	load address	la x5,var	x5 ← &var (PSEUDO INST.) load address of 'var' in x5	REAL INST.: lui x5,H20(&var);ori x5,L12(&var)
6E+imm(31:12) (rd=0)	jump/branch	j/b label	PC+=off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset/beq x0,x0,offset
6F+0+imm(31:12) (rd=1,no Funct3)	jump and link (offset)	jal label	x1 ← (PC+4);PC+=offset (PS. INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
67+0+imm (rd=0,rs1=1)	return from procedure	ret	PC←x1 (PSEUDO INST.)	REAL INST.: jalr x0,0(x1)
67+0+imm	jump and link register	jalr x1,x0(x5)	x1 ← (PC+4);PC=x5+100	Procedure return; indirect call
63+0+(imm=2)/63+1+(imm=2)	branch on equal / not-equal	beq/bne x5,x6,100	if (x5 ==/= x6) PC=PC+100	Equal / Not-equal test; PC relative branch
73+0+0 (rs1=0,rs2=0,rd=0)	ecall	ecall	SEPC←PC;PC←STVEC;save PL/IE;PL=1;IE=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.
73+0+8 (rs1=0,rs2=2,rd=0)	sret	sret	PC←SEPC; restore PL/IE	Exit supervisor mode; PL= privilege lev; IE=int.en.
PSEUDOINSTRUCTION	move	mv x5,x6	x5 ← x6 (PSEUDO INST.)	REAL INST.: add x5,x0,x6
PSEUDOINSTRUCTION	load immediate	li x5,100	x5 ← 100 (PSEUDO INST.)	REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION	no operation (nop)	nop	do nothing (PSEUDO INST.)	REAL INST.: addi x0,x0,0
53+0+{0,1}/53+0+{4,5}	floating point add/sub	fadd/fsub.{s,d} f0,f1,f2	f0 ← f1+f2 / f0 ← f1-f2	Single or double precision add / subtract
53+0+{8,9}/53+0+{c,d}	floating point multiplication/division	fmul/fdiv.{s,d} f0,f1,f2	f0 ← f1*f2 / f0 ← f1/f2	Single or double precision multiplication / division
PSEUDOINSTRUCTION	floating point move between f-reg	fmv.{s,d} f0,f1	f0 ← f1 (PSEUDO INST.)	REAL INST.: fsgnj.{s,d} f0,f1,f1
PSEUDOINSTRUCTION	floating point negate	fneg.{s,d} f0,f1	f0 ← -f1 (PSEUDO INST.)	REAL INST.: fsgnjn.{s,d} f0,f1,f1
PSEUDOINSTRUCTION	floating point absolute value	fabs.{s,d} f0,f1	f0 ←  f1  (PSEUDO INST.)	REAL INST.: fsgnjx.{s,d} f0,f1,f1
53+0/1/2+{50,51}	floating point compare	fle/flt/feq.{s,d} x5,f0,f1	x5 ← (f0 <= f1)	Single and double: compare f0 and f1 <=, <, ==
53+0+{70,71} (rs2=0)	move between x (integer) and f regs	fmv.x.{s,d} x5,f0	x5 ← f0 (no conversion)	Copy (no conversion)
53+0+{78,79} (rs2=0)	move between f and x regs	fmv.{s,d}.x x5,f0	f0 ← x5 (no conversion)	Copy (no conversion)
7+2+imm/27+2+imm	load/store floating point (32bit)	flw/fsw f0,0(x5)	f0 ← MEM[x5] / MEM[x5] ← f0	Data from FP register to memory
7+3+imm/27+3+imm	load/store floating point (64bit)	fld/fsd f0,0(x5)	f0 ← MEM[x5] / MEM[x5] ← f0	Data from FP register to memory
53+7+21 (rs2=0)/53+7+20 (rs2=0)	convert to/from double from/to single	fcvt.d.s/fcvt.s.d f0,f1	f0 ← (double)f1 / f0 ← (single)f1	Type conversion
53+7+{60,61} (rs2=0)	convert to integer from {single,double}	fcvt.w.{s,d} x5,f0	x5 ← (int)f0	Type conversion
53+7+{68,69} (rs2=0)	convert to {single,double} from integer	fcvt.{s,d}.w f0,x5	f0 ← ({single,double})x5	Type conversion
53+0+{2c,2d} (rs2=0)	square root	fsqrt.{s,d} f0,f1	f0 ← square root of f1	Single or double square root
53+0/1/2+{10,11}	sign injection	fsgnj/jn/jx.{s,d} f0,f1,f2	f0 ← sgn(f2) f1 / -sgn(f2) f1 / sgn(f2) f1	Extract the mantissa and exp. from f1 and sign from f2

Register Usage

Register	ABI Name	Usage
x10-x11	a0-a1	arguments and results
x9, x18-x27	s1, s2-s11	Saved
x5-7, x28-x31	t0-t2, t3-t6	Temporaries
x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	s0/tp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address, global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f10-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f0 - f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments

System calls

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args
print int	1	a0=integer to print	---
print float	2	fa0=float to print	---
print double	3	fa0=double to print	---
print string	4	a0=address of ASCIIZ string to print	---
read int	5	---	a0=integer

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read float	6	---	fa0=float
read double	7	---	fa0=double
read string	8	a0=address of input buffer, a1=max chars to read	---
sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---



SOLUZIONE

ESERCIZIO 1

```
.data
spl: .asciz " "
vi: .dword 0, 0, 0, 0, 1, 2, 3, 4, 5, 6
vj: .dword 1, 2, 3, 4, 5, 6, 6, 7, 7
visited: .space 72
G: .space 72
```

```
.text
.globl main
#-----
DFS:# a0=i
# CALL FRAME
addi sp,sp,-16 # Totale 16B
sd ra, 0(sp) # save ra 8B
sd s0, 8(sp) # save p 8B
#
la t0,G # &G
slli t1,a0,3 # i*8
add t0,t0,t1 # &G[i]
ld s0,0(t0) # p=G[i]
li t3,1 # 1
la t2,visited # &visited
add t2,t2,t1 # &visited[i]
sd t3,0(t2) # visited[i]=1
li a7,1 # print_int(a0)
ecall
la a0, sp1 # UNO SPAZIO
li a7,4 # print_string
ecall
dfs_iniwhile:
beq s0,zero,dfs_finefor
ld a0,8(s0) # a0=i-p->vertex
la t0,visited # &visited
slli t1,a0,3 # i*8
add t2,t0,t1 # &visited[i]
```

```
ld t3,0(t2) # visited[i]
bne t3,zero,dfs_dopoif
jal DFS
dfs_dopoif:
ld s0,0(s0) # p=p->next
b dfs_iniwhile
dfs_finefor:
ld ra, 0(sp)
ld s0, 8(sp)
addi sp,sp,16 # dealloca frame
ret
#-----
insert:
# a0=vi a1=vj
mv t0,a0 # t0=vi
li a0,16 # sizeof(node)
li a7,9 # sbrk
ecall # a0=q
sd a1,8(a0) # q->vertex=vj
sd zero,0(a0) # q->next=NULL
la t1,G # &G
slli t0,t0,3 # vi*8
add t0,t1,t0 # &G[vi]
ld t1,0(t0) # G[vi]
bne t1,zero,i_else
sd a0,0(t0) # G[vi]=q
b i_dopoif
i_else:
# t1 is p=G[vi]
i_while:
ld t2,0(t1) # p->next
beq t2,zero,i_dopowhile
mv t1,t2 # p=p->next
b i_while
i_dopowhile:
sd a0,0(t1) # p->next=q
```

```
i_dopoif:
ret
#-----
main:
addi sp,sp,-8
sd s0,0(sp)
li s0,0 # i=0
inifor:
slti t3,s0,10 # i<?10
beq t3,zero,finefor
slli t0,s0,3 # i*8
la t1,vi # &vi
add t1,t1,t0 # &vi[i]
ld a0,0(t1) # v[i]
la t2,vj # &vj
add t2,t2,t0 # &vj[i]
ld a1,0(t2) # vj[i]
jal insert
addi s0,s0,1 #++i
b inifor
finefor:
li a0,0 # 1st param.
jal DFS
ld s0,0(sp)
addi sp,sp,8
li a7,10 # exit
ecall
```

```
Run I/O
0 1 5 7 2 3 6 4
-- program is finished running (0) --
```

ESERCIZIO 2

Sia X il generico riferimento, A=associativita', B=dimensione del blocco, C=capacita' della cache. Si ricava S=C/B/A=# di set della cache=32/4/2, XM=X/B, XS=XM\*S, XT=XM/S.

A=2, B=4, C=32, RP=LRU, Thit=4, Tpen=40, 22 references:

==	T	X	XM	XT	XS	XB	H	[SET]:USAGE	[SET]:MODIF	[SET]:TAG
==	R	27	6	1	2	3	0	[2]:1,0	[2]:0,0	[2]:1,-
==	W	13	3	0	3	1	0	[3]:1,0	[3]:0,0	[3]:0,-
==	R	63	15	3	3	3	0	[3]:0,1	[3]:0,0	[3]:0,3
==	W	11	2	0	2	3	0	[2]:0,1	[2]:0,0	[2]:1,0
==	R	40	10	2	2	0	0	[2]:1,0	[2]:0,0	[2]:2,0
==	W	61	15	3	3	1	1	[3]:0,1	[3]:0,1	[3]:0,3
==	R	15	3	0	3	3	1	[3]:1,0	[3]:0,1	[3]:0,3
==	W	124	31	7	3	0	0	[3]:0,1	[3]:0,0	[3]:0,7
==	R	822	205	51	1	2	0	[1]:1,0	[1]:0,0	[1]:51,-
==	W	141	35	8	3	1	0	[3]:1,0	[3]:0,0	[3]:8,7
==	R	16	4	1	0	0	0	[0]:1,0	[0]:0,0	[0]:1,-
==	W	113	28	7	0	1	0	[0]:0,1	[0]:0,0	[0]:1,7
==	R	16	4	1	0	0	1	[0]:1,0	[0]:0,0	[0]:1,7
==	W	23	5	1	1	3	0	[1]:0,1	[1]:0,0	[1]:51,1
==	R	91	22	5	2	3	0	[2]:0,1	[2]:0,0	[2]:2,5
==	W	216	54	13	2	0	0	[2]:1,0	[2]:0,0	[2]:13,5
==	R	31	7	1	3	3	0	[3]:0,1	[3]:0,0	[3]:8,1
==	W	210	52	13	0	2	0	[0]:0,1	[0]:0,0	[0]:1,13
==	R	11	2	0	2	3	0	[2]:0,1	[2]:0,0	[2]:13,0
==	W	18	4	1	0	2	1	[0]:1,0	[0]:1,0	[0]:1,13
==	R	31	7	1	3	3	1	[3]:0,1	[3]:0,0	[3]:8,1
==	W	21	5	1	1	1	1	[1]:0,1	[1]:0,1	[1]:51,1

LISTA BLOCCHI USCENTI:


- (out: XM=6 XT=1 XS=2 )
- (out: XM=15 XT=3 XS=3 )
- (out: XM=3 XT=0 XS=3 )
- (out: XM=2 XT=0 XS=2 )
- (out: XM=10 XT=2 XS=2 )
- (out: XM=31 XT=7 XS=3 )
- (out: XM=28 XT=7 XS=0 )
- (out: XM=22 XT=5 XS=2 )

CONTENUTI dei SET al termine

P1 Nmiss=16 Nhit=6 Nref=22 mrate=0.727273 AMAT=th+mrate\*tpen=33.0909

ESERCIZIO 3

Handshake Asincrono: Lettura




- t0: L'Initiator ha ottenuto il controllo e specifica l'indirizzo, la direzione e i dati; attende poi un certo intervallo di tempo affinché il Target capisca di essere coinvolto in quel trasferimento...
- t1: L'Initiator attiva il filo "Request"
- t2: Il Target attiva il filo "Ack", per dire che e' pronto a trasmettere il dato
- t3: L'Initiator rilascia "Req" avendo ricevuto il dato → ha finito
- t4: Il Target rilascia "Ack" → ha capito che l'Initiator ha finito
- t5: la transazione è terminata e si può cambiare indirizzo/dati/r-w

- I sei istanti rilevanti sono t0-t5 e il funzionamento è dettagliato nella slide
- Il colloquio inizia da un pre-identificato "initiator" e si rivolge ad un "target" identificato dall'indirizzo "address"
- Notare che in tale intervallo [t0-t5] il dispositivo deve restare sempre indirizzato altrimenti gli altri segnali (in particolare D e R/W, possono essere erroneamente ricevuti da altri dispositivi)

SOLUZIONE

ESERCIZIO 4

In corrispondenza del pattern  $X_{t-2}, X_{t-1}, X_t = 1,1,0$  oppure  $1,0,1$  ottengo  $\rightarrow Z_{t+1} = 1$ ;  
 (ricordare che e' richiesto Mealy).



Codice Verilog del modulo da realizzare (possibile soluzione con Mealy):

```

module XXX(X,z,clock,reset_);
    input X;
    input clock,reset_;
    output z;
    reg[2:0] STAR;
    parameter S0=0,S1=1,S2=2,S3=3,S4=4;

    always @(reset_==0)#1 begin STAR<=0; end
    assign z=(STAR==S2&&X==0)?1:(STAR==S3&&X==1)?1:(STAR==S4)?1:0;

    always @(posedge clock) if(reset_==1) #3
    casex(STAR)
        S0: begin STAR<=(X==1)?S1:S0; end
        S1: begin STAR<=(X==1)?S2:S3; end
        S2: begin STAR<=(X==1)?S2:S4; end
        S3: begin STAR<=(X==1)?S4:S0; end
        S4: begin STAR<=(X==1)?S1:S0; end
    endcase
endmodule
    
```

Diagramma di Temporizzazione:

